System for reducing noise in a chemical sensor array

ABSTRACT

A system including a power supply and a clock circuitry to generate a plurality of clock signals. Each clock signal is synchronous with a primary clock signal. First, second, and third clock signals of the plurality of clock signals are asynchronous to each other. The system further includes a plurality of switches. Each switch of the plurality of switches is communicatively coupled to the power supply and the clock circuitry. A first switch of the plurality of switches receives the first clock signal, a second switch of the plurality of switches receives the second clock signal, and a third switch of the plurality of switches receives the third clock signal.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims priority to U.S. Provisional Application No. 61/652,502 filed 29 May 2012, the entire contents of which are incorporated by reference herein in their entirety.

FIELD OF THE INVENTION

This disclosure, in general, relates to systems for reducing noise in a chemical sensor array.

BACKGROUND

A variety of types of chemical sensors have been used in the detection of various chemical processes. One type is a chemically-sensitive field effect transistor (chemFET). A chemFET includes a source and a drain separated by a channel region, and a chemically sensitive area coupled to the channel region. The operation of the chemFET is based on the modulation of channel conductance, caused by changes in charge at the sensitive area due to a chemical reaction occurring nearby. The modulation of the channel conductance changes the threshold voltage of the chemFET, which can be measured to detect and/or determine characteristics of the chemical reaction. The threshold voltage may for example be measured by applying appropriate bias voltages to the source and drain, and measuring a resulting current flowing through the chemFET. As another example, the threshold voltage may be measured by driving a known current through the chemFET, and measuring a resulting voltage at the source or drain.

An ion-sensitive field effect transistor (ISFET) is a type of chemFET that includes an ion-sensitive layer at the sensitive area. The presence of ions in an analyte solution alters the surface potential at the interface between the ion-sensitive layer and the analyte solution, usually due to the dissociation of oxide groups by the ions in the analyte solution. The change in surface potential at the sensitive area of the ISFET affects the threshold voltage of the device, which can be measured to indicate the presence and/or concentration of ions within the solution. Arrays of ISFETs may be used for monitoring chemical reactions, such as DNA sequencing reactions, based on the detection of ions present, generated, or used during the reactions. See, for example, U.S. Pat. No. 7,948,015 to Rothberg et al., which is incorporated by reference herein in its entirety. More generally, large arrays of chemFETs or other types of chemical sensors may be employed to detect and measure static and/or dynamic amounts or concentrations of a variety of analytes (e.g. hydrogen ions, other ions, compounds, etc.) in a variety of processes. The processes may for example be biological or chemical reactions, cell or tissue cultures or monitoring, neural activity, nucleic acid sequencing, etc.

As sensor technology improves, the ability to measure or detect minute changes within an environment or low concentrations of chemical species also improves. Such improvement is particularly true for chemical and biological sensors, such as sensors for detecting the presence of chemical species, particularly those relevant to molecular biology, or for genetic genotyping or sequencing. With the effort to detect ever smaller changes or ever lower concentrations, noise within circuitry associated with sensors becomes an increasing problem. Moreover, as sensors become integrated with processing or memory devices, noise within the system can cause increasingly large propagating errors. Such errors can lead to missed data, mischaracterized data, or combination thereof. As such, an improved system would be desirable.

SUMMARY

In one exemplary embodiment, a system is described that includes a power supply to supply power to a group of switchers. The system further includes a clock circuitry to generate a plurality of clock signals, each clock signal of the plurality of clock signals being synchronous with a primary clock signal and asynchronous with another clock signal of the plurality of clock signals. The system further includes a group of switchers to transfer power from the power supply to an integrated circuit device. The system further includes an integrated circuit device including a sensor array having at least 10⁵ an ion-sensitive field effect transistors (ISFETs), and an output circuit that receives output signals from ISFETs of the sensor array due to chemical reactions occurring proximate to the ISFETs, and provides the output signals to an analog-to-digital converter, the analog-to-digital converter being responsive to a first clock signal that is synchronous with a second clock signal provided to the group of switchers.

In another exemplary embodiment, a system is described that includes a power supply, a clock circuitry to generate a plurality of clock signals, and a plurality of switches. Each clock signal of the plurality of clock signals is synchronous with a primary clock signal. First, second, and third clock signals of the plurality of clock signals are asynchronous to each other each switch of the plurality of switches communicatively coupled to the power supply and the clock circuitry. Each clock signal of the plurality of clock signals is synchronous with a primary clock signal. First, second, and third clock signals of the plurality of clock signals are asynchronous to each other. A first switch of the plurality of switches receives the first clock signal, a second switch of the plurality of switches receives the second clock signal, and a third switch of the plurality of switches receives the third clock signal.

Particular aspects of one more exemplary embodiments of the subject matter described in this specification are set forth in the drawings and the description below. Other features, aspects, and advantages of the subject matter will become apparent from the description, the drawings, and the claims.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a block diagram of components of a system for nucleic acid sequencing according to an exemplary embodiment.

FIG. 2 illustrates a cross-sectional view of a portion of the integrated circuit device and flow cell according to an exemplary embodiment.

FIG. 3 illustrates a cross-sectional view of representative chemical sensors and corresponding reaction regions according to an exemplary embodiment.

FIG. 4 illustrates a block diagram of an exemplary chemical sensor array of coupled to an array controller, according to an exemplary embodiment.

FIG. 5 includes an illustration of an exemplary power supply circuitry.

FIG. 6 includes an illustration of an exemplary set of clock signals.

FIG. 7 and FIG. 8 include illustrations of exemplary clock generation systems.

FIG. 9 includes an illustration of an exemplary power supply system.

DETAILED DESCRIPTION

In an exemplary embodiment, a power system generates a set of clock signals for output to a set of switch-mode power supplies (hereinafter “switcher”) from a primary clock signal. In an example, the primary clock signal is a system clock signal or is related to the system clock signal. The frequency of the primary clock signal can be a multiple of the frequency of each of the clock signals of the set of output clock signals. In a particular example, edges of each of the output clock signals is staggered relative to edges of other output clock signals to prevent simultaneous initiation of current pull from the power supply. For example, clock signals within the set of clock signals can be offset from one another by at least one or more cycles of the primary clock signal. As such, the in-rush current of each switcher is staggered relative to other switchers, reducing the utilized input capacitance. Further, switcher noise can be limited and, in some instances, fixed in time, permitting more easy compensation for such noise during data processing. In addition, the draw on the power supply can have a low variance. In particular, the offset of a clock signal relative to other clock signals within the set of clock signals can be adapted to limit variance with respect to the power draw from a power supply. In practice, those clock signals that are supplied to switchers with a low power draw can be grouped and offset to a less extent than those clock signals provided to switchers having a greater power draw.

FIG. 1 illustrates a block diagram of components of a system for nucleic acid sequencing according to an exemplary embodiment. The components include flow cell 101 on integrated circuit device 100, reference electrode 108, plurality of reagents 114 for sequencing, valve block 116, wash solution 110, valve 112, fluidics controller 118, lines 120/122/126, passages 104/109/111, waste container 106, array controller 124, and user interface 128. Integrated circuit device 100 includes microwell array 107 overlying a sensor array that includes chemical sensors as described herein. Flow cell 101 includes inlet 102, outlet 103, and flow chamber 105 defining a flow path of reagents over microwell array 107. Reference electrode 108 may be of any suitable type or shape, including a concentric cylinder with a fluid passage or a wire inserted into a lumen of passage 111. Reagents 114 may be driven through the fluid pathways, valves, and flow cell 101 by pumps, gas pressure, or other suitable methods, and may be discarded into waste container 106 after exiting outlet 103 of flow cell 101. Fluidics controller 118 may control driving forces for reagents 114 and the operation of valve 112 and valve block 116 with suitable software. Flow cell 101 may have a variety of configurations for controlling the path and flow rate of reagents 114 over microwell array 107. Array controller 124 provides bias voltages and timing and control signals to integrated circuit device 100 for reading the chemical sensors of the sensor array. Array controller 124 also provides a reference bias voltage to reference electrode 108 to bias reagents 114 flowing over microwell array 107. Microwell array 107 includes an array of reaction regions as described herein, also referred to herein as microwells, which are operationally associated with corresponding chemical sensors in the sensor array. For example, each reaction region may be coupled to a chemical sensor suitable for detecting an analyte or reaction property of interest within that reaction region. Microwell array 107 may be integrated in integrated circuit device 100, so that microwell array 107 and the sensor array are part of a single device or chip.

During an experiment, array controller 124 collects and processes output signals from the chemical sensors of the sensor array through output ports on integrated circuit device 100 via bus 127. Array controller 124 may be a computer or other computing means. Array controller 124 may include memory for storage of data and software applications, a processor for accessing data and executing applications, and components that facilitate communication with the various components of the system in FIG. 1. The values of the output signals of the chemical sensors indicate physical and/or chemical parameters of one or more reactions taking place in the corresponding reaction regions in microwell array 107. For example, in an exemplary embodiment, the values of the output signals may be processed using the techniques disclosed in Rearick et al., U.S. patnt application Ser. No. 13/339,846, filed Dec. 29, 2011, based on U.S. Prov. Pat. Appl. Nos. 61/428,743, filed Dec. 30, 2010, and 61/429,328, filed Jan. 3, 2011, and in Hubbell, U.S. patent application Ser. No. 13/339,753, filed Dec. 29, 2011, based on U.S. Prov. Pat. Appl. No 61/428,097, filed Dec. 29, 2010, each which are incorporated by reference herein in their entirety. User interface 128 may display information about flow cell 101 and the output signals received from chemical sensors in the sensor array on integrated circuit device 100. User interface 128 may also display instrument settings and controls, and allow a user to enter or set instrument settings and controls.

In an exemplary embodiment, during the experiment fluidics controller 118 may control delivery of individual reagents 114 to flow cell 101 and integrated circuit device 100 in a predetermined sequence, for predetermined durations, at predetermined flow rates. Array controller 124 can then collect and analyze the output signals of the chemical sensors indicating chemical reactions occurring in response to the delivery of reagents 114. During the experiment, the system may also monitor and control the temperature of integrated circuit device 100, so that reactions take place and measurements are made at a known predetermined temperature. The system may be configured to let a single fluid or reagent contact reference electrode 108 throughout an entire multi-step reaction during operation. Valve 112 may be shut to prevent any wash solution from flowing into passage 109 as reagents 114 are flowing. Although the flow of wash solution may be stopped, there may still be uninterrupted fluid and electrical communication between reference electrode 108, passage 109, and microwell array 107. The distance between reference electrode 108 and junction between passages 109 and 111 may be selected so that little or no amount of the reagents flowing in passage 109 and possibly diffusing into passage 111 reach reference electrode 108. In an exemplary embodiment, wash solution 110 may be selected as being in continuous contact with reference electrode 108, which may be especially useful for multi-step reactions using frequent wash steps.

FIG. 2 illustrates cross-sectional and expanded views of a portion of integrated circuit device 100 and flow cell 101. During operation, flow chamber 105 of flow cell 101 confines reagent flow 208 of delivered reagents across open ends of the reaction regions in microwell array 107. The volume, shape, aspect ratio (such as base width-to-well depth ratio), and other dimensional characteristics of the reaction regions may be selected based on the nature of the reaction taking place, as well as the reagents, byproducts, or labeling techniques (if any) that are employed. The chemical sensors of sensor array 205 are responsive to (and generate output signals) chemical reactions within associated reaction regions in microwell array 107 to detect an analyte or reaction property of interest. The chemical sensors of sensor array 205 may for example be chemically sensitive field-effect transistors (chemFETs), such as ion-sensitive field effect transistors (ISFETs). Examples of chemical sensors and array configurations that may be used in embodiments are described in U.S. Patent Application Publication No. 2010/0300559, No. 2010/0197507, No. 2010/0301398, No. 2010/0300895, No. 2010/0137143, and No. 2009/0026082, and U.S. Pat. No. 7,575,865, each which are incorporated by reference herein in their entirety.

FIG. 3 illustrates a cross-sectional view of two representative chemical sensors and their corresponding reaction regions according to an exemplary embodiment. In FIG. 3, two chemical sensors 350, 351 are shown, representing a small portion of a sensor array that can include millions of chemical sensors. Chemical sensor 350 is coupled to corresponding reaction region 301, and chemical sensor 351 is coupled to corresponding reaction region 302. Chemical sensor 350 is representative of the chemical sensors in the sensor array. In the illustrated example, chemical sensor 350 is an ion-sensitive field effect transistor. Chemical sensor 350 includes floating gate structure 318 having a floating gate conductor (referred to herein as the sensor plate) separated from reaction region 301 by sensing material 316. As shown in FIG. 3, sensor plate 320 is the uppermost patterned layer of conductive material in floating gate structure 318 underlying reaction region 301.

In the illustrated example, floating gate structure 318 includes multiple patterned layers of conductive material within layers of dielectric material 319. The upper surface of sensing material 316 acts as sensing surface 317 for chemical sensor 350. In the illustrated embodiment, sensing material 316 is an ion-sensitive material, such that the presence of ions or other charged species in a solution in the reaction region 301 alters the surface potential of sensing surface 317. The change in the surface potential is due to the protonation or deprotonation of surface charge groups at the sensing surface caused by the ions present in the solution. The sensing material may be deposited using various techniques, or naturally formed during one or more of the manufacturing processes used to form chemical sensor 350. In some embodiments, sensing material 316 is a metal oxide, such as an oxide of silicon, tantalum, aluminum, lanthanum, titanium, zirconium, hafnium, tungsten, palladium, iridium, etc. In some embodiments, sensing material 316 is an oxide of the upper layer of conductive material of sensor plate 320. For example, the upper layer of sensor plate 320 may be titanium nitride, and sensing material 316 may comprise titanium oxide or titanium oxynitride. More generally, sensing material 316 may comprise one or more of a variety of different materials to facilitate sensitivity to particular ions. For example, silicon nitride or silicon oxynitride, as well as metal oxides such as silicon oxide, aluminum or tantalum oxides, generally provide sensitivity to hydrogen ions, whereas sensing materials comprising polyvinyl chloride containing valinomycin provide sensitivity to potassium ions. Materials sensitive to other ions such as sodium, silver, iron, bromine, iodine, calcium, and nitrate may also be used, depending upon the implementation.

The chemical sensor also includes source region 321 and drain region 322 within semiconductor substrate 354. Source region 321 and drain region 322 comprise doped semiconductor material have a conductivity type different from the conductivity type of substrate 354. For example, source region 321 and drain region 322 may comprise doped P-type semiconductor material, and the substrate may comprise doped N-type semiconductor material. Channel region 323 separates source region 321 from drain region 322. Floating gate structure 318 overlies channel region 323, and is separated from substrate 354 by gate dielectric 352. Gate dielectric 352 may be for example silicon dioxide. Alternatively, other dielectrics may be used for gate dielectric 352. Reaction region 301 extends through fill material 310 on dielectric material 319. The fill material may for example comprise one or more layers of dielectric material, such as silicon dioxide or silicon nitride. Sensor plate 320, sensing material 316 and reaction region 301 may for example have circular cross-sections. Alternatively, these may be non-circular. For example, the cross-section may be square, rectangular, hexagonal, or irregularly shaped. The device in FIG. 3 can also include additional elements such as array lines (e.g. word lines, bit lines, etc.) for accessing the chemical sensors, additional doped regions in substrate 354, and other circuitry (e.g. access circuitry, bias circuitry etc.) used to operate the chemical sensors, depending upon the device and array configuration in which the chemical sensors described herein are implemented. In some embodiments, the device may for example be manufactured using techniques described in U.S. Patent Application Publication No. 2010/0300559, No. 2010/0197507, No. 2010/0301398, No. 2010/0300895, No. 2010/0137143, and No. 2009/0026082, and U.S. Pat. No. 7,575,865, each which are incorporated by reference herein in their entirety.

In operation, reactants, wash solutions, and other reagents may move in and out of reaction region 301 by diffusion mechanism 340. Chemical sensor 350 is responsive to (and generates an output signal related to) the amount of charge 324 present on sensing material 316 opposite sensor plate 320. Changes in charge 324 cause changes in the voltage on floating gate structure 318, which in turn changes in the threshold voltage of the transistor. This change in threshold voltage can be measured by measuring the current in channel region 323 between source region 321 and drain region 322. As a result, chemical sensor 350 can be used directly to provide a current-based output signal on an array line connected to source region 321 or drain region 322, or indirectly with additional circuitry to provide a voltage-based output signal. In an embodiment, reactions carried out in reaction region 301 can be analytical reactions to identify or determine characteristics or properties of an analyte of interest. Such reactions can generate directly or indirectly byproducts that affect the amount of charge adjacent to sensor plate 320. If such byproducts are produced in small amounts or rapidly decay or react with other constituents, multiple copies of the same analyte may be analyzed in reaction region 301 at the same time in order to increase the output signal generated. In an embodiment, multiple copies of an analyte may be attached to solid phase support 312, either before or after deposition into reaction region 301. The solid phase support may be microparticles, nanoparticles, beads, solid or porous comprising gels, or the like. For simplicity and ease of explanation, solid phase support is also referred herein as a particle. For a nucleic acid analyte, multiple, connected copies may be made by rolling circle amplification (RCA), exponential RCA, Recombinase Polymerase Amplification (RPA), Polymerase Chain Reaction amplification (PCR), emulsion PCR amplification, or like techniques, to produce an amplicon without the need of a solid support.

FIG. 4 illustrates a block diagram of an exemplary chemical sensor array coupled to an array controller, according to an exemplary embodiment. In various exemplary implementations, array controller 124 may be fabricated as a “stand alone” controller, or as a computer compatible “card” forming part of a computer 460, (See FIG. 8 in U.S. Pat. No. 7,948,015 for further details). In one aspect, the functions of the array controller 124 may be controlled by computer 460 through an interface block 452 (e.g., serial interface, via USB port or PCI bus, Ethernet connection, etc.), as shown in FIG. 4. In one embodiment, array controller 124 is fabricated as a printed circuit board into which integrated circuit device 100 plugs; similar to a conventional IC chip (e.g., integrated circuit device 100 is configured as an ASIC that plugs into the array controller). In one aspect of such an embodiment, all or portions of array controller 124 may be implemented as a field programmable gate array (FPGA) configured to perform various array controller functions.

Generally, array controller 124 provides various supply voltages and bias voltages to integrated circuit device 100, as well as various signals relating to row and column selection, sampling of pixel outputs and data acquisition. In particular, array controller 124 reads the two analog output signals Vout1 (for example, odd columns) and Vout2 (for example, even columns) including multiplexed respective pixel voltage signals from integrated circuit device 100 and then digitizes these respective pixel signals to provide measurement data to computer 460, which in turn may store and/or process the data. In some implementations, array controller 124 also may be configured to perform or facilitate various array calibration and diagnostic functions, and an optional array UV irradiation treatment (See FIG. 11A 8 in U.S. Pat. No. 7,948,015 for further details). In general, the array controller provides the integrated circuit device with the analog supply voltage and ground (VDDA, VSSA), the digital supply voltage and ground (VDDD, VSSD), and the buffer output supply voltage and ground (VDDO, VSSO). In one exemplary implementation, each of the supply voltages VDDA, VDDD and VDDO is approximately 3.3 Volts.

As discussed above, in one aspect each of these power supply voltages is provided to integrated circuit device 100 via separate conducting paths to facilitate noise isolation. In another aspect, these supply voltages may originate from respective power supplies/regulators, or one or more of these supply voltages may originate from a common source in power supply 458 of array controller 124. Power supply 458 also may provide the various bias voltages required for array operation (e.g., VB1, VB2, VB3, VB4, VBOO, V_(BODY)) and the reference voltage VREF used for array diagnostics and calibration. In another aspect, power supply 458 includes one or more digital-to-analog converters (DACs) that may be controlled by computer 460 to allow any or all of the bias voltages, reference voltage, and supply voltages to be changed under software control (i.e., programmable bias settings). For example, power supply 458 responsive to computer control may facilitate adjustment of the bias voltages VB1 and VB2 for pixel drain current, VB3 for column bus drive, VB4 for column amplifier bandwidth, and VBOO for column output buffer current drive. In some aspects, one or more bias voltages may be adjusted to optimize settling times of signals from enabled pixels. Additionally, the common body voltage V_(BODY) for all ISFETs of the array may be grounded during an optional post-fabrication UV irradiation treatment to reduce trapped charge, and then coupled to a higher voltage (e.g., VDDA) during diagnostic analysis, calibration, and normal operation of the array for measurement/data acquisition. Likewise, the reference voltage VREF may be varied to facilitate a variety of diagnostic and calibration functions. Reference electrode 108 which is typically employed in connection with an analyte solution to be measured by integrated circuit device 100 (See FIG. 1 in U.S. Pat. No. 7,948,015 for further details), may be coupled to power supply 458 to provide a reference potential for the pixel output voltages. For example, in one implementation reference electrode 108 may be coupled to a supply ground (e.g., the analog ground VSSA) to provide a reference for the pixel output voltages based on Eq. (3) in U.S. Pat. No. 7,948,015. In other exemplary implementations, the reference electrode voltage may be set by placing a solution/sample of interest having a known pH level in proximity to integrated circuit device 100 and adjusting the reference electrode voltage until the array output signals Vout1 and Vout2 provide pixel voltages at a desired reference level, from which subsequent changes in pixel voltages reflect local changes in pH with respect to the known reference pH level. In general, it should be appreciated that a voltage associated with reference electrode 108 need not necessarily be identical to the reference voltage VREF discussed in U.S. Pat. No. 7,948,015 (which may be employed for a variety of array diagnostic and calibration functions), although in some implementations the reference voltage VREF provided by power supply 458 may be used to set the voltage of reference electrode 108.

Regarding data acquisition from integrated circuit device 100, in one embodiment array controller 124 of FIG. 4 may include one or more preamplifiers 253 to further buffer the output signals Vout1 and Vout2 from the sensor array and provide selectable gain. In one aspect, array controller 124 may include one preamplifier for each output signal (e.g., two preamplifiers for two analog output signals). In other aspects, the preamplifiers may be configured to accept input voltages from 0.0 to 3.3 Volts, may have programmable/computer selectable gains (e.g., 1, 2, 5, 10 and 20) and low noise outputs (e.g., <10 nV/sqrtHz), and may provide low pass filtering (e.g., bandwidths of 5 MHz and 25 MHz). In yet another aspect, the preamplifiers may have a programmable/computer selectable offset for input and/or output voltage signals to set a nominal level for either to a desired range. The array controller 124 also comprises one or more analog-to-digital converters 454 (ADCs) to convert the sensor array output signals Vout1 and Vout2 to digital outputs (e.g., 10-bit or 12-bit) so as to provide data to computer 460. In one aspect, one ADC may be employed for each analog output of the integrated circuit device, and each ADC may be coupled to the output of a corresponding preamplifier (if preamplifiers are employed in a given implementation). In another aspect, the ADC(s) may have a computer-selectable input range (e.g., 50 mV, 200 mV, 500 mV, 1 V) to facilitate compatibility with different ranges of array output signals and/or preamplifier parameters. In yet other aspects, the bandwidth of the ADC(s) may be greater than 60 MHz, and the data acquisition/conversion rate greater than 25 MHz (e.g., as high as 100 MHz or greater). ADC acquisition timing and array row and column selection may be controlled by timing generator 456. In particular, the timing generator provides the digital vertical data and clock signals (DV, CV) to control row selection, the digital horizontal data and clock signals (DH, CH) to control column selection, and the column sample and hold signal COL SH to sample respective pixel voltages for an enabled row. (See FIG. 9 in U.S. Pat. No. 7,948,015 for further details). In some implementations, timing generator 456 may be implemented by a microprocessor executing code and configured as a multi-channel digital pattern generator to provide appropriately timed control signals. In one exemplary implementation, timing generator 456 may be implemented as a field-programmable gate array (FPGA).

As illustrated in FIG. 5, a power supply system 500 includes a power supply 458 and a timing generator 456. Power supply 458 can supply power to one or more switchers 508 and one or more linear regulators 510. Power supply 458 can supply power directly to linear regulator 510 or can supply power to a switcher 108 that in turn provides power to linear regulator 510. Timing generator 456 receives primary clock signal 506 and generates plurality of clock signals that are provided to one or more of switchers 508. In a particular example, the primary clock signal can be a system clock signal. In another example, the primary clock signal can be related to the system clock signal, such as a lower frequency clock signal derived from the system clock signal and can be synchronous with the system clock signal. The system clock signal can be provided to devices disposed on one or more substrates, such as printed circuit boards or integrated circuits, for a variety of uses, one particular use being for regulating power. In an example, the primary clock signal can have a frequency in a range of 10 MHz to 10 GHz. For example, the frequency of the primary clock signal can be in a range of 10 MHz to 2 GHz, such as a range of 10 MHz to 1 GHz, a range of 10 MHz to 500 MHz, a range of 10 MHz to 100 MHz, or even a range of 10 MHz to 50 MHz. Each of the clock signals generated by timing generator 456 is synchronous with primary clock signal 506. Synchronicity between two clock signals means that a rising edge of a first clock signal occurs concurrently with a rising or falling edge of a second clock signal. As such, the frequency of each of the clock signals generated by timing generator 456 is a multiple of the frequency of primary clock signal 506. In particular, for each one cycle of the generated clock signal, there are multiple cycles of primary clock signal 506. For example, primary clock signal 506 can have a frequency of 16 MHz, one signal generated by timing generator 456 can have a frequency of 1.6 MHz, and another clock signal of the set of clock signals generated by timing generator 456 can have a frequency of 800 kHz, 400 kHz, 200 kHz or 100 kHz. In particular, timing generator 456 can generate clock signals having a frequency in a range of 10 kHz to 10 MHz, such as frequencies in a range of 100 kHz to 4 MHz or even frequencies in a range of 300 kHz to 2 MHz.

In an example, clock signals generated by timing generator 456 are asynchronous with the other clock signals generated by timing generator 456. Clock signals are considered asynchronous when edges of a first clock signal do not align with the edges of a second clock signal. In particular, the clock signal edges may be offset by at least half of a cycle of primary clock signal 506, such as at least one cycle of primary clock signal 506, at least 2 cycles, or even at least 3 cycles of primary clock signal 506. In a particular example, a first clock signal has a lower frequency than a second clock signal and the second clock signal can be offset from the first clock signal by a number of cycles of primary clock signal 506 in a range of ±1/2 to ±(n−1)/2, where “n” is the number of primary clock signals in one cycle of the second clock signal. In a further example, each of the generated clock signals has a frequency that is a multiple of those clock signals generated to have a lower frequency. For example, one generated clock signal may have a frequency of 1.6 MHz, while a second clock signal may have a frequency of 800 kHz. A third clock signal may have a frequency of 400 kHz, thus having as its multiples 1.6 MHz and 800 kHz. In a particular example, the multiples can be even multiples. Alternatively, timing generator 456 may generate spread spectrum signals to prevent overlap of edges of signals having the same base frequency. In another example, the clock generator can generate signals having the same frequency and such signals can be offset by a number of cycles of the primary clock signal or can be timed so that a rising edge of a first clock signal is concurrent with the falling edge of a second clock signal.

FIG. 6 illustrates primary clock signal 602 and a set of generated clock signals 604, 606, 608, 610, 612, 614, 616, and 618. As illustrated, signals 604 and 606 have the same frequency, having cycles that extend the same number of cycles of primary clock signal 202. The rising edge of generated clock signal 604 is concurrent with the falling edge of generated clock signal 606, and the rising edge of generated clock signal 606 is concurrent with the falling edge of generated clock signal 604. As such, assuming that two signals 604 and 606 are provided to switchers drawing the same power, the net draw is approximately constant. Generated clock signal 608 has a frequency that is greater than generated clock signal 604. In particular, generated clock signal 608 has a frequency that is approximately twice the frequency of generated clock signal 604. The cycle of generated clock signal 604 extends 40 cycles of primary clock signal 202. Generated clock signal 608 has a cycle that extends 20 cycles of primary clock signal 202. The rising edge of clock signal 608 is offset from the rising edge of clock signal 604 by an amount between 1/2 and 19/2 cycles of primary clock signal 202. As illustrated, the rising edge of generated clock signal 608 is offset by four cycles of primary clock signal 602 relative to the rising edge of generated clock signal 604. Alternatively, falling edges of clock signals can be offset from the rising edge of another clock signal by between ±1/2 and ±(n−1)/2 cycles of primary clock signal 202, where “n” is the number of primary clock cycles of a cycle of the higher frequency clock.

In a further example, generated clock signal 610 has frequency that is greater than generated clock signal 608 and generated clock signal 604. In particular, the frequency of generated clock signal 610 is a multiple of the frequency of generated clock signals 608 and 604. In particular, the frequency of generated clock signal 610 is an even multiple of the frequencies of clock signals 608 and 604. For example, the frequency of generated clock signal 610 is twice frequency of generate clock signal 608 and four times the frequency of generated clock signal 604. In the illustrated example, generated clock signal 610 has a cycle of 10 cycles of primary clock signal 202. The rising edge of clock signal 610 is offset from the rising edge of generated clock signal 604 by three cycles of primary clock signal 602 and occurs one cycle prior to the rising edge of generated clock signal 608. In another example, generated clock signals 610, 612, 614, 616, and 618 have the same frequency. Each of generated clock signals 610, 612, 614, and 616 have edges offset from the other clock signals 610, 612, 614, and 616 by at least 1/2 clock cycle of primary clock signal 202. In the illustrated example, each of generated clock signals 612, 614 and 616 are offset by at least +/−2 cycles of primary clock signal 602 from the clock cycle illustrated above it. Generated clock cycle 618 is not offset from clock cycle 614, instead having rising edges that are concurrent with the falling edges of clock signal 614. While the offsets of the clock signals are illustrated as falling on full cycle offsets of primary clock signal 202, half cycle offsets may also be implemented. Further, while the frequencies illustrated are even multiples of lower frequencies, odd multiples, such as multiples of 3, can be used when generating the clock signals.

FIG. 7 illustrates system 700 can use clock generator 702 to generate plurality of clock signals from system clock 704. Such clock signals can be synchronous with system clock 704. The clock signals generated by clock generator 702 may be provided to one or more substrates (e.g., 706, 708, or 710). Such substrates (e.g., 706, 708, and 710) can include circuit boards, each having attached one or more circuitries, such as microprocessors, controllers, switchers, A/D converters, programmable logic devices, or a combination thereof. In particular, the plurality of clock signals can be provided by clock generator 702 for a variety of purposes. For example, clock generator 702 can provide clock signals for programmable arrays, microchips, and other logic and processing usages. In addition, clock generator 702 may provide one or more clock signals to be utilized by analog to digital converters or for the generation of power. In a particular example, a clock signal generated by clock generator 702 can be provided to a circuit board or other device 708, which in turn generates a clock signal provided to a different circuit board or integrated device 710. Furthermore, more than one clock signal may be provided by clock generator 702 to a single circuit board, processor, or integrated circuit 710. In such a manner, clock signals utilized for regulating power can be synchronized with the clock signals utilized for other purposes within the system.

FIG. 8 illustrates a particular example, wherein system 800 includes programmable logic device 802, such as a complex programmable logic device (CPLD). In another example, programmable logic device 802 can be a field programmable gate array (FPGA) or a programmable array logic (PAL), or combination thereof. As illustrated, programmable logic device 802 receives a primary clock signal and generates a set of one or more clock signals provided to switchers at different frequencies. For example, programmable logic device 802 can provide a clock signal of 1.6 MHz to switchers 804 and 806. In a further example, programmable logic device 402 provides a clock signal of 800 kHz to switcher 808 and provides clock signals of 400 kHz to switchers 810 and 812. In particular, the edges of the signals provided to switchers 804, 808, and 810 are offset by at least half of a clock cycle of the primary clock signal provided to programmable logic device 802. The clock signal provided to switcher 806 can be opposite that that of the clock signal provided to switcher 804, having a rising edge concurrent with a falling edge of the signal provided to switcher 804. Alternatively, those signals having the same frequency as another signal provided to switchers can be offset by at least one cycle of the primary clock signal provided to programmable logic device 802. While the switchers are illustrated as having a single clock signal input, the switchers can have more than one clock signal input. In a particular example, programmable logic device 802 can be adapted to adjust offsets of the signals to reduce the utilized capacitance, the net draw on the power supply, or the variance in power draw. Such adjustment can be programmed or can be automatic. In a particular example, switchers having low power draw can be grouped with smaller relative offsets between them, and switchers having a larger power draw can be provided with clock signals having larger offsets from the other signals.

As with the clock signals, the system may utilize a power supply that provides power to one or more substrates, such as circuit boards or integrated circuits. In the example illustrated in FIG. 9, system 900 includes power supply 902 that supplies power in one or more configurations (e.g., voltage and current) to one or more circuit boards or integrated circuits. For example, power supply 902 can supply power to first board 904, second board 906, or third board 908. Optionally, power can be routed through a board, such as through second board (906) to third board (908). In another example, power for two boards can be drawn from the same line extending from power supply 902. As illustrated at 908, the third board includes multi-pin connector 910 that connects to one or more switchers 912, 914, or 916 and one or more linear regulators 918 and 920. Optionally, power output from a switcher can be further regulated using linear regulators or additional switchers. As illustrated, linear regulators 922 and 924 regulate power provided by switcher 912. The power regulated by one or more switchers 912, 914 and 916 and one or more linear regulators 920, 920, 922, and 924 can be provided to various components disposed on the board and to various integrated circuits for various purposes. For example, such power can be provided to sensor circuitry, data retrieval circuitry, buses, memory devices, processors, communication circuitry, analog/digital converters, and other components disposed on board 908. Similarly, clock signals, each synchronized to a primary clock, can be provided to board 908 and subsequently to various functional components disposed on the board including switchers 912, 914, and 916.

Embodiments of the above-described system provide particular technical advantages including a reduction in noise associated with the power, and more readily identified noise that can be isolated in time and processed. Further, such a system reduces fluctuations in power and the overall usage of capacitance within the power system. Note that not all of the activities described above in the general description or the examples are required, that a portion of a specific activity may not be required, and that one or more further activities may be performed in addition to those described. Still further, the order in which activities are listed are not necessarily the order in which they are performed. In the foregoing specification, the concepts have been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of invention.

Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any feature(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature of any or all the claims. After reading the specification, skilled artisans will appreciate that certain features are, for clarity, described herein in the context of separate embodiments, may also be provided in combination in a single embodiment. Conversely, various features that are, for brevity, described in the context of a single embodiment, may also be provided separately or in any subcombination. Further, references to values stated in ranges include each and every value within that range. While the present invention is disclosed by reference to the preferred embodiments and examples detailed above, it is to be understood that these examples are intended in an illustrative rather than in a limiting sense. It is contemplated that modifications and combinations will readily occur to those skilled in the art, which modifications and combinations will be within the spirit of the invention and the scope of the following claims. 

1. A system comprising: a power supply; a clock circuitry to generate a plurality of clock signals, each clock signal of the plurality of clock signals being synchronous with a primary clock signal, first, second, and third clock signals of the plurality of clock signals being asynchronous to each other; and a plurality of switchers, each switcher of the plurality of switchers communicatively coupled to the power supply and the clock circuitry; wherein a first switcher of the plurality of switchers receives the first clock signal, a second switcher of the plurality of switchers receives the second clock signal, and a third switcher of the plurality of switchers receives the third clock signal.
 2. The system of claim 8, wherein the first, second and third switchers are disposed on the same substrate.
 3. The system of claim 8, further comprising a linear regulator coupled to the first switcher.
 4. The system of claim 8, wherein the first, second, and third clock signals have different frequencies.
 5. The system of claim 9, wherein the first clock signal has a frequency greater than a frequency of the second clock signal and the second clock signal has a frequency greater than the frequency of the third clock signal, wherein the frequency of the first clock signal is a multiple of the frequency of the second clock signal and is a multiple of the frequency of the third clock signal.
 6. The system of claim 12, wherein the frequency of the second clock signal is a multiple of the frequency of the third clock signal.
 7. The system of claim 12, wherein a rising edge of the first clock signal is offset by at least 1/2 cycle of the primary clock signal from the rising edge of the second clock signal.
 8. The system of claim 12, wherein a rising edge of the first clock signal is offset in a range of 1/2 to (n−1)/2 cycles of the primary clock signal, where “n” is the number of cycles of the primary clock signal in a cycle of the second clock signal.
 9. The system of claim 8, wherein the first and second clock signals have the same frequency.
 10. The system of claim 8, wherein the first and second clock signals have offset rising edges.
 11. The system of claim 8, wherein the offset rising edge is offset by at least 1/2 cycles of the primary clock signal.
 12. The system of claim 8, wherein the offset is at least two cycles of the primary clock signal.
 13. The system of claim 10, wherein the first clock signal and a fourth clock signal of the plurality of clock signals have the same frequency, the fourth clock signal having a falling edge synchronous with a rising edge of the first clock signal. 